\* 11c 16 -11d <u>ا</u> CURRENT OUTPUT CIRCUIT > **2e 2**d S Rs% 2c 2b 2a OUTPUT OUTPUT OUTPUT 0 SIGNAL > LIMITER CURRENT CURRENT CIRCUIT CURRENT CIRCUIT X2 3 < CURRENT CIRCUIT > 19 <del>ا</del>ر eb REFERENCE VOLTAGE GENERATOR CIRCUIT CIRCUIT  $\infty$ **7**a O TIMER VREF **VCK** /R Δ 4-2 **a** INTERNAL DELAY CIRCUIT 6a  $\overline{\pm}$ <u>+</u>  $\overline{(\cdot)}$ COM Ŋ <!-- The state of the state of

**7**b

FIG.

S



